Zero-aliasing space compaction of test responses using multiple parity signatures

نویسندگان

  • Krishnendu Chakrabarty
  • John P. Hayes
چکیده

We present a parity-based space compaction technique that eliminates aliasing for any given fault model. The test responses from a circuit under test with a large number of primary outputs are merged into a narrow signature stream using a multiple-output parity tree. The functions realized by the different outputs of the compactor are determined by a procedure that targets the desired fault model. Experimental results for the ISCAS-85 benchmarks show that zero aliasing of single stuck-line faults can be achieved with a two-output parity tree compactor. Our findings corroborate recent results on the fundamental limits of space compaction.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Optimal Zero-Aliasing Space Compaction of Test Responses

Many built-in self-testing (BIST) schemes compress the test responses from a k-output circuit to q signature streams, where q << k, a process termed space compaction. The effectiveness of such a compaction method can be measured by its compaction ratio c = k/q. A high compaction ratio can introduce aliasing, which occurs when a faulty test response maps to the faultfree signature. We investigat...

متن کامل

Synthesis of Zero-Aliasing Elementary-Tree Space Compactors

A new method is presented for designing space compactors for either deterministic testing or pseudorandom testing. A tree of elementary gates (AND, OR, NAND, NOR) is used to combine the outputs of the circuit-under-test (CUT) in a way that zero-aliasing is guaranteed with no modification of the CUT. The elementary-tree is synthesized by adding one gate at a time without introducing redundancy. ...

متن کامل

Aliasing-Free Compaction in Testing Cores-Based System-on-Chip (SoC) using Compatibility of Response Data outputs

The realization of space-efficient support hardware for built-in self-testing (BIST) is of great importance in the design and manufacture of VLSI circuits. Novel approaches to designing aliasing-free space compaction hardware were recently proposed in the context of testing coresbased system-on-chip (SOC) for single stuck-line faults, extending the well-known concepts of conventional switching ...

متن کامل

Space Compaction of Test Responses for IP Cores Using Orthogonal Transmission Functions

Space compaction of test responses provides parallel access to functional outputs and reduces delays on functional paths between cores. We present a new space compaction approach for IP cores that only uses information about the fault-free responses for a precomputed test set T . It does not make any assumption about an underlying fault model, and it does not make use of any structural informat...

متن کامل

XP-SISR: Eingebaute Selbstdiagnose für Schaltungen mit Prüfpfad

The advantages of Built-In Self-Test (BIST) are well known, and for embedded memories BIST is already the preferred test method. However, for random logic BIST is less often employed. This is mainly due to the following two reasons: On the one hand, deterministic patterns might be necessary to achieve reasonable fault coverage, yet they are expensive in built-in tests. On the other hand, the di...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEEE Trans. VLSI Syst.

دوره 6  شماره 

صفحات  -

تاریخ انتشار 1998